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Abstract: The new generation of the RPCs is designed to work with induced signals of few
hundreds µV , hence the front-end electronics is an important and delicate part of the detector in
order to get a detectable signal. The electronic chain described in this work is composed of an
amplifier, a discriminator and a TDC. The new front-end is realized in silicon-germanium (SiGe)
BiCMOS technology, provided by IHP microelectronics. This technology implements BJT and
CMOS transistors on the same chip. The benefit of this solution is to minimize the front-end power
consumption (2 ÷ 3 mWch ) and noise (500 e− r.m.s), while improving the radiation hardness and the
response speed of the electronics. In this work we will highlight the results from the first TDC
prototypes. The TDC uses a local oscillator with an oscillation frequency ranging between 0.6÷3.0
GHz and a time jitter of 15 ps. The data output from the TDC are coded as binary numbers in order
to lighten data processing to the acquisition system. The design of a serializer that sends the TDC
data output to the acquisition system at 2 GHz is also described.
Keywords: CMOS readout of gaseous detectors, Digital electronic circuits, Front-end electronics
for detector readout, VLSI circuits
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1 Motivations for the project and full-custom TDC
The RPC is a detector with an excellent time resolution. To improve and optimize this parameter, an
effective approach is to implement the complete front-end chain in a single ASIC (figure 1), using
a SiGe BiCMOS technology [1, 2]. Our design was implemented in SiGe 130nm technology by
IHP microelectronics1. The front-end uses a Time-to-Digital-Converter (TDC) for each electronic
channel.
There are many advantages in the integration of a full custum TDC inside the same chip with
the amplifier and discrimimator: lower cost, better time resolution compared to most commer-
cial TDCs, intrinsic radiation-hardness of the technology, and low power consumption (less than
90µW/channel). The BiCMOS SiGe technology has a better radiation tolerance than the classic Si
BJT [3, 4]: the SiGe HBT technology tolerates gamma doses up to 500kGy and a neutron dose of
1015 neq
cm2
, much higher than the 10kGy and 1013 neq
cm2
of the Si BJT technology [3].
Figure 1. Block Diagram of an RPC channel electronic chain. The front-end is realized within a single chip
with the SiGe BiCMOS technology.
The schematic of the high-performance and very low-power TDC that we are developing, with
a time resolution of 100ps is shown in figure 2. It comprises an internal Voltage Controlled
1 Innovations for High Performance microelectronics; www.ihp-microelectronics.com
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Oscillator (VCO), a synchronous binary counter, eight memory blocks and a serializer that sends
the data to the external FPGA.
The TDC logic is designed to work both on the rising and falling edge of the event. The test results
were obtained from the first TDC prototypes and are illustrated in the following paragraphs. In order
to understand the results obtained from the prototype tests, it is necessary to explain the operating
principles of the individual blocks.
Figure 2. Block diagram of the 8-channel TDC that will be installed inside the new front-end electronics of
the RPCs for high counting rate. The pins of the device are: two power supplies a power supply for all digital
circuitry and a separated power for the VCO, for for reasons that will be explained in the next paragraph.; a
safety reset (RST); a synchronism clock(CK_sync), which establishes the communication between the front-
end and the FPGA; a write/shi f t used to read the status of the memories and send them to the FPGA. The
eight Event pins will be connected to the discriminator output. There are eight TDC pin output connected to
the external FPGA, with are called in figure Vector _CH.
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1.1 VCO
The VCO is organized as a ring oscillator, (figure 3 left) . For a given technology the transistors size
and propagation time are defined thus, for a fixed number of inverters, the only free parameter that
influences the frequency of oscillation is the supply voltage. In this condition, the ring oscillator
can be used as a voltage controlled oscillator, using the supply voltage Vvco as a frequency control
parameter. Assuming that the frequency is a linear function of the power supply voltage, we can
write:
FVCO = f0 + KVCOVvco (1.1)
where KVCO is the gain coefficient of the VCO and f0 is the minimum oscillation frequency.
In figure 3, right, we can see the outputs of the seven inverter as a function of time. For a ring
oscillator consisting in (2N+1) inverters, with a propagation delay of each of them of ∆τ, the square
wave has an oscillation frequency, FVCO:
FVCO =
1
2 ∗ (2N + 1)∆τ (1.2)
Figure 3. The figure on the left shows the schematic structure of the used VCO. The figure on the right
shows the simulation result of the VCO output: each signal is delayed of ∆τ with respect to the previous one.
At the output of each inverter there is the same square wave, phase-shifted by 180◦ and delayed
of ∆τ. This configuration of the VCO, realized with seven inverters, allows to distinguish 14 time
intervals of duration ∆τ (figure 3, right side).
The results form the measurements on the VCO (figure 4, left), show how, varying the supply
voltage, the oscillation frequency of the VCO can be set in range between 600MHz and 3.5GHz.
The power consuption of the device in the same operation range is shown in figure 4, right.
When working at the maximum oscillation frequency, the VCO consumes less than 3mW. This
is an excellent result as it allows to continue the development of the TDC to be inserted into the
front end without adding cooling equipment.
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Figure 4. On the left, mesurement of the VCO oscillation frequency as a function of supply voltage. On
the right, power consuption of the VCO as a function of supply voltage..
1.2 Binary Counter
The counter block receives the output of the oscillator (figure 2). This counter is synchronous
since the counting signal is applied simultaneously to all the flip-flops, with the same switching
time(figure 5). This configuration guarantees a substantial independence from the switching time
of the flip-flops. This block has the purpose to count the number of revolution of the VCO, the
count is updated whenever the VCO makes a revolution. The counter has 8-bit of dynamic range
and binary output encoding.
Figure 5. On the left, electronic schematic of the 8-bit synchronous counter. On the Right, simulation of
the binary count where the output of the VCO are simulated with a periodic signal Ck _vco at a 1 GHz.
The counter can operate at a maximum frequency of 2 GHz, at a voltage of 1.5V.
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1.3 Reading the memory block
To perform the measurement we use a number of flip flops equal to the number of outputs of the
counter, (figure 2). This block is used to read and save the counter outuput. The reading and saving
is managed independently for each TDC channel by a signal called EVENT. For the prototypes
under test the EVENT signal is fed externally from the chip. In the final chip, it will be the output
of the disciminator of the corresponding channel. Whenever there is an event the flip-flop acquires
the input data, making it available at the output. The data is stored until the following event occurs.
The memories will also have a maximum data acquisition rate. We have carried out a complete
scan, measuring a maximum acquisition frequency of the memories of 2 GHz, when powered at
1.2V.
1.4 Serializer
The last block of the schematic in figure 2 is the serializer. Its purpose is to convert the parallel
input in a serial output, synchronize and send the data to the external FPGA. The input data of the
serializer comes from the memories described in the previous paragraph. It has a control signal
write/shi f t. When this control signal is to 0 logic, the data are read and saved. When it is 1
logic, the data are sent to external FPGA. The communication protocol between the front-end of
the detectors and the FPGA is organized by a synchronism clock. To reduce the pile-up of events,
caused by the data transmission, we decided to divide the output of the memory block in two
different serializer channels (one for "even" events and one for "odd" events), figure 6. In this way
the TDC has the capability to receive a large event rate because it will always have a serialier channel
ready to save the data while the other one is sending data to the FPGA. The serializer permits to
transfer an event rate up to the same clock frequency (CK_sync) sent by the FPGA.
2 Intrinsic Jitter and Power Consuptiond of a single TDC Channel
As mentioned before, the technology used permits to reduce the power consumption of the front-
end. Figure 7 right, shows the power consumption of a single channel of the TDC, 10 ÷ 90µW ,
measured with an event rate of 100 MHz. Another test that we have carried out consists in the
measurement of the the intrinsic jitter of the VCO, (figure 7, left). This measurement gives the
limit of the TDC precision. We measured the interval time between the rising edges of consecutive
events, produced by a 100 MHz square wave generator with a precision of 5 ps. The intrinsic jitter
of the VCO is σvco = σ√2 = 10.77ps. This result includes the internal jitter of the pulse generator.
3 Conclusions, observations and next steps
The study of the implementation of a TDC in SiGe technology at 130nm has given good results,
which can be applied to the future RPC front-ends. We proved the feasibility of a full-custom TDC
with the results from the prototypes. The intrinsic jitter of the VCO gives the possibility to realize
a TDC with precision below 100ps.
The next step will be the creation of a new prototype to study the coupling between the discriminator
and the TDC and optimize the critical parameters highlighted by the experimental data.
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Figure 6. Serializer schematic. The design has been optimized to minimize the pile-up of the evets.
Figure 7. On the left, intrinsic jitter of the VCO obtained measuring the interval time between the rising
edges of consecutive events produced at 100 MHz. On the right, power consuption of a single TDC channel,
measured at an event rate of 100 MHz, constant Vvco and varying the power supply of the rest of the circuit..
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